liav
/
lut_reproduce
1
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

update __init__ available models

Browse Source
main
vlpr 7 months ago
parent 62f0e6324a
commit f077add65b
1 changed files with 19 additions and 16 deletions
Show Stats Download Patch File Download Diff File

35
src/models/__init__.py
Unescape Escape View File

@ -8,22 +8,25 @@ import numpy as np
from pathlib import Path from pathlib import Path
AVAILABLE_MODELS = { AVAILABLE_MODELS = {
'SRNet': srnet.SRNet, 'SRLut': srlut.SRLut, 'SRNet': srnet.SRNet,
'SRNetDense': srnet.SRNetDense, 'SRLut': srlut.SRLut,
'SRNetDenseRot90': srnet.SRNetDenseRot90, 'SRLutRot90': srlut.SRLutRot90, 'SRNetR90': srnet.SRNetR90,
'SRNetDenseRot90Y': srnet.SRNetDenseRot90Y, 'SRLutRot90Y': srlut.SRLutRot90Y, 'SRLutR90': srlut.SRLutR90,
'RCNetCentered_3x3': rcnet.RCNetCentered_3x3, 'RCLutCentered_3x3': rclut.RCLutCentered_3x3, 'SRNetR90Y': srnet.SRNetR90Y,
'RCNetCentered_7x7': rcnet.RCNetCentered_7x7, 'RCLutCentered_7x7': rclut.RCLutCentered_7x7, 'SRLutR90Y': srlut.SRLutR90Y,
'RCNetRot90_3x3': rcnet.RCNetRot90_3x3, 'RCLutRot90_3x3': rclut.RCLutRot90_3x3, 'SDYNetx1': sdynet.SDYNetx1,
'RCNetRot90_7x7': rcnet.RCNetRot90_7x7, 'RCLutRot90_7x7': rclut.RCLutRot90_7x7, 'SDYLutx1': sdylut.SDYLutx1,
'RCNetx1': rcnet.RCNetx1, 'RCLutx1': rclut.RCLutx1, 'SDYNetx2': sdynet.SDYNetx2,
'RCNetx2': rcnet.RCNetx2, 'RCLutx2': rclut.RCLutx2, 'SDYLutx2': sdylut.SDYLutx2,
'RCNetx2Centered': rcnet.RCNetx2Centered, 'RCLutx2Centered': rclut.RCLutx2Centered, # 'RCNetCentered_3x3': rcnet.RCNetCentered_3x3, 'RCLutCentered_3x3': rclut.RCLutCentered_3x3,
'SDYNetx1': sdynet.SDYNetx1, 'SDYLutx1': sdylut.SDYLutx1, # 'RCNetCentered_7x7': rcnet.RCNetCentered_7x7, 'RCLutCentered_7x7': rclut.RCLutCentered_7x7,
'SDYNetCenteredx1': sdynet.SDYNetCenteredx1, 'SDYLutCenteredx1': sdylut.SDYLutCenteredx1, # 'RCNetRot90_3x3': rcnet.RCNetRot90_3x3, 'RCLutRot90_3x3': rclut.RCLutRot90_3x3,
'SDYNetx2': sdynet.SDYNetx2, 'SDYLutx2': sdylut.SDYLutx2, # 'RCNetRot90_7x7': rcnet.RCNetRot90_7x7, 'RCLutRot90_7x7': rclut.RCLutRot90_7x7,
'RCNetx2Unlutable': rcnet.RCNetx2Unlutable, # 'RCNetx1': rcnet.RCNetx1, 'RCLutx1': rclut.RCLutx1,
'RCNetx2CenteredUnlutable': rcnet.RCNetx2CenteredUnlutable, # 'RCNetx2': rcnet.RCNetx2, 'RCLutx2': rclut.RCLutx2,
# 'RCNetx2Centered': rcnet.RCNetx2Centered, 'RCLutx2Centered': rclut.RCLutx2Centered,
# 'RCNetx2Unlutable': rcnet.RCNetx2Unlutable,
# 'RCNetx2CenteredUnlutable': rcnet.RCNetx2CenteredUnlutable,
} }
def SaveCheckpoint(model, path): def SaveCheckpoint(model, path):

Write Preview
Loading…
Cancel
Save